

Notice of References CitedApplication/Control No.
10/677,006Applicant(s)/Patent Under
Reexamination
GAO ET AL.Examiner
Thomas J. MageeArt Unit
2811

Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,489,645 B1	12-2002	Uchiyama, Kiyoshi	257/295
	B	US-6,468,852 B1	10-2002	Gonzalez et al.	438/217
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)			
	U	T. P. Ma, "High-k Gate Dielectrics for Scaled CMOS Technology," Proc. 6 th Int'l Conf. on Solid State and IC Tech., 22-25 October, 2001, pp. 297-302.			
	V	Syd R. Wilson, Clarence J. Tracy and John L. Freeman, Jr., "Handbook of Multilevel Metallization for Integrated Circuits," Noyes Publ., Westwood, N.J.(1993) p.42			
	W				
	X				

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.